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ABSTRACT
A new current readout structure for the infrared (IR) focal-plane-array (FPA), called the switch-current
integration (SCI) structure is proposed and analyzed. It is found that the proposed SCI readout structure can
achieve a good readout performance in a small pixel size. It is clearly shown through the analysis that the proposed
SCI readout structure and the associated design technique can be applied to the high density and high performance
readout circuit design. The high injection efficiency, good detector bias, high detectivity, and large storage capacity
readout performances are achieved in a 50x50 pin2 pixel size.
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1. INTRODUCTION
In the design of the infrared (IR) focal-plane-array (FPA), high resolution has become a common requirement
in many applications. This leads to large array sizes and small pixels. The small pixel size usually limits the
readout input circuit complexity and, what is affected directly, the readout performance as well. Thus it is difficult
to implement complex readout input circuits like buffered direct injection (BDI)[11[21, capacitive transimpedance
amplifier (CTIA)[3114], and chopper-stabilized input circuit (CSI)[51 where a large integrating capacitor has to be
implemented in a small pixel size. Moreover, the strict constraints on the unit-cell power dissipation and pixel size
also increase the difficulty to achieve the good readout performance in the large format JR FPA.
In this paper, a new current readout structure for the IR FPA, called the switch-current integration (SCI)
structure is proposed. It can achieve a good readout performance in a small pixel size by using switch-current-
integration technique, off-focal plane integration capacitors, and the previously proposed share-buffered direct
injection (SBDI) input circuit.[61 The design and performance evaluation of the SCI readout circuit are also
described in this paper. The SPICE simulation results are present and a conclusion is given flnally.
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Fig. 1. The block diagram of the SCI readout chip
2. SWITCH-CURRENT INTEGRATION READOUT STRUCTURE
The SCI readout structure is composed of three parts: the unit cell input stage, the off-focal plane integration
capacitor array and the common output stage as shown in Fig. 1. The unit cell input stage is achieved by a
previously proposed SBDI circuit and a cascode current mirror. The SBDI input circuit support a high injection
efficiency, good detector bias stability, low noise, good threshold uniformity, low power dissipation, and small-size
input stage. The signal photocurrent is mirrored to the select switch and a current gain is introduced by the current
mirror to improve the detection sensitivity and noise coupling effect to input stage. In the design of the SCI input
stage, a high-swing cascode current mirror is used to increase the output impedance and current accuracy.[7] As
shown in Fig. 2. the cascode current mirror is composed of Qi to Q4. The current ratio of i to i is [8]
_11VGs —VT2211+ VDS21PO2COX2
i1 LVGS —VTI) i+ UDs1 I
Where i1 is the current of the branch Qi—Q2 and i is that of the slave branch Q3--Q4. The physical parameters
such as VT, duo, C0,, etc. are identical for both devices. As a result, Eq. (1) simplifies to
(2)
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by ignoring the small factor ?. It is shown that the gain factor can be implemented by the dimension ratio of the
MOS devices Q4/Q2 in the current mirror. Through the slave current mirror, the amplified current signal is
switched through MP_Sel and RSe1 to the shared off-focal plane capacitor row and integrated. The shared off-
focal plane capacitor cell is composed of the integration capacitor C reset device Mres, and anti-blooming
control device Mant as shown in Fig. 3. There are two shared capacitor row in the SCI readout structure for even-
odd selecting. When the integrated odd-cell's voltage signal of the first capacitor row is sampled to the common
output stage, the even-cell's current signal is integrated in the second capacitor row The maximum integration
time iS limited to one row processing time because one off-focal plane integration capacitor is shared by one
column. Under this time limit, a high detection sensitivity can still be achieved by designing a proper current gain
at the cascode current mirror. The charge storage capacity is enlarged by designing a large off-focal plane
integration capacitors without increasing the pixel size limit. Since only a simple cascode current mirror and the
SBDI input stage are included in the SCI circuit, the unit call size can b small and the good readout performance in
the high resolution large format IR FPA can be achieved.
Unit Cell Input Stage Circuit
Fig. 2. The unit cell circuit of the SCI readout structure with SBDI input stage.
The channel modulation effect factor ? can be small by using a long channel device. Then, the ratio of i /1
becomes
(3)
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Fig. 3. The off-focal plane shared integration capacitor cell of the SCI readout.
The integrated voltage signals of the two capacitor rows are sampled to the common output stage alternately
through the N-type source-follower after a integration internal, that is, one row processing time. In the
commonoutput stage as shown in Fig. 4., clamping function is achieved by the clamp device Mclp, AC coupling
capacitor CAC, and the current load MNC for the multiplexing source-follower tree. When sample clock C-Se!is
high, assuming the time is 1, the clamp device Q is ON and the sampled signal is charged on the AC coupling
capacitor CAC. As shown in Fig. 4., the voltages of Y (i) and V2(2) are
(i)=v-v, v(i)=o
Tid1nt
(4a)
(4b)
where V is the integrated signal on the capacitor and VT is the threshold voltage drop of the N-type source-
follower. The clamp device Mclp turns OFF just prior to the internal reset at time T2. Then the voltage V (T2) is
(5)
since the integration capacitor is reset to Vdd. Because the charge on the AC coupling capacitor CAC is the same at
time Ti and T2. From Eqs. (4) and (5), they give
CAC[V(I)—V(7)]= CAC[(I)—V(I)] (6)
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The Common Output Stage with Clamping and Dynamic Dischaiging
Vdd
Fig. 4. The common output stage of the SCI readout with clamping and dynamic discharging functions.
Then the output signal V2(T2) after clamping function is
)=vdd- nt (7)
and the difference voltage is coupled through to the output buffer stage. This eliminates the fixed pattern noise and
1/f noise in the multiplexing tree. The output buffer stage is achieved by the P-type and N-type cascaded source-
followers. A dynamic discharging device is also included to save the static power dissipation and maintain the
proper readout speed.
3. SIMULATION RESULTS
The SPICE simulation results ofthe current readout in the SCI with the input signals 5nA, l5nA, 25nA, 35nA,
and 45nA are shown in Fig. 5. and 6. The discharging waveform with different input signal is shown in Fig. 5.
The minimum discharging voltage control by the gate Mant can reach 2V at the 8V power supply. The output
waveform of the shared capacitor cell V(Clamp) and output stage V(Output) are shown in Fig. 6. The clamping
and dynamic discharging function can be observed. The readout speed can reach 1MHz under 10mW power
dissipation with 64x64 format.
The SCI readout structure has about 95M high transimpedance and good linearity as shown in Fig. 7. The
slope difference between V(Output) and integrated signal V(Cint) is due to the non-unity gain of the source-
followers. The simulation performance is summarized in Table. I.
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An experimental 30x30 SCI readout chip is designed and layout by using O.8.tm double-ploy-double-metal
(DPDM) CMOS technology. The layout diagram of 30x30 SCI readout chip is shown in Fig. 8. The chip is now
under fabrication.
4. CONCLUSIONS
A high performance SCI 1R current readout structure has been demonstrated and analyzed. By using the
proposed SCI readout structure and associated design technique, the good input stage and large storage capacity
can be achieved in a small pixel. The inherent advantages of the low power and small pixel size make it suitable
for the application to the high performance readout ofthe high density large format JR FPA.
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Fig. 6. The output waveform of the SCI capacitor cell V(Clamp) and the common output stage V(Output) with
input from 5nA to 45nA and lOnA step.
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Fig. 5. The discharging waveform of the SCI integrated capacitor Cint with input from 5nA to 45nA and lOnA
step.
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Fig. 7. The linearity and transimpedance of the integrated voltage V(Cint) and the output voltage V(Output)
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Fig. 8. The 30x30 SCI readout chip layout
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TABLE L
Simulation Results and Operation conditions for the
Switch-Current Integration Readout Structure
Parameter Results
Power supply 0-4V-8V
Max. Photo-current 50 nA
Max. Readout speed 2 MHz
Integration capacitance >2 pF
Storage capacity >6.25 x 107,e
Transimpedance >90 M
Power dissipation <10 mW
Linearity > 99%
Anti-blooming control yes
Operation temperature 77°k
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